Open-Awesome
CategoriesAlternativesStacksSelf-HostedExplore
Open-Awesome

© 2026 Open-Awesome. Curated for the developer elite.

TermsPrivacyAboutGitHubRSS
  1. Home
  2. Tags
  3. Systemverilog

Systemverilog

3 projects

Showing 3 of 3 projects

svls
svlsRust

A language server for SystemVerilog providing linting and IDE integration.

#language-server#verilog#ide-integration
Stars585
Forks31
Last commit22 days ago
vscode-verilog-hdl-support
vscode-verilog-hdl-supportTypeScript

A comprehensive VS Code extension providing syntax highlighting, linting, formatting, and language server support for Verilog, SystemVerilog, VHDL, and related hardware description languages.

#verilog-hdl#hardware-description-languages#vscode-extension
Stars389
Forks84
Last commit1 day ago
SoCMake
SoCMakeCMake

A CMake library that extends CMake to support hardware development, enabling unified builds for System-on-Chip projects.

#fpga#hdl-simulation#verilog
Stars45
Forks7
Last commit1 month ago

Related Tags

#Verilog3
Community-curated · Updated weekly · 100% open source

Found a gem we're missing?

Open-Awesome is built by the community, for the community. Submit a project, suggest an awesome list, or help improve the catalog on GitHub.

Submit a projectStar on GitHub