Showing 3 of 3 projects
Package manager and build abstraction tool for FPGA/ASIC development, enabling IP core reuse and SoC creation.
A comprehensive VS Code extension providing syntax highlighting, linting, formatting, and language server support for Verilog, SystemVerilog, VHDL, and related hardware description languages.
A lightweight Ada-language development framework for implementing software systems across diverse hardware platforms from embedded boards to mainframes.
Open-Awesome is built by the community, for the community. Submit a project, suggest an awesome list, or help improve the catalog on GitHub.